An Adaptive Combination of Nine-switch Inverter Applications using Level- and Phase-shift Space Vector Duty-cycle Modulations by Jarutus, Neerakorn & Kumsuwan, Yuttana
SWU Engineering Journal (2016) 11(1), 50-60   วารสารวศิวกรรมศาสตร ์มหาวทิยาลยัศรนีครนิทรวโิรฒ  
ปีที ่11 ฉบบัที ่1 เดอืน มกราคม – มถุินายน พ.ศ. 2559 
  
An Adaptive Combination of Nine-switch Inverter Applications using 
Level- and Phase-shift Space Vector Duty-cycle Modulations 
 
Neerakorn Jarutus and Yuttana Kumsuwan* 
Center of Excellence in Power Conversion Technology, Department of Electrical Engineering, 
Faculty of Engineering, Chiang Mai University, Chiang Mai, Thailand, 50200 
*Corresponding author: E-mail: yt@eng.cmu.ac.th 
 
ABSTRACT 
 This paper presents the proposed level-shift and the phase-shift duty-cycle modulations, which 
are based on the continuous carrier-based space vector pulse width modulation (SVPWM) via the ac and 
dc components injection technique, for an adaptive combination of nine-switch inverter applications. The 
dual modulation techniques are selected to overcome the output voltage distortion of the nine-switch 
inverter caused by the cross-over of the duty-cycle modulating signals, due to its existing shifted phase 
of the ac component and shifted level of the dc component. The mathematical models of the ac 
component injection design for the phase-shift technique and the dc component injection design for the 
proposed level-shift technique were analyzed to carry out the primary drawback avoidance, covering both 
variable frequency and constant frequency modes. Simulation results are executed on a dominant 
adjustable speed drive load cooperated with a standalone load to evaluate the dual technique abilities, 
responding good dynamic- and steady-state performances. 
 
Keyword: Nine-switch inverter, Level-shift duty cycle modulation, Phase-shift duty cycle modulation, 
Carrier-based space vector pulse width modulation (SVPWM), Cross-over modulation 
 
1. Introduction 
Two-level three-phase voltage-source inverters 
(VSI) are widely used to deliver power from a dc 
source obtained from a battery, microgrid, 
renewable energy storages, such as solar 
photovoltaic and wind or hydro turbine, to a passive 
or active ac load. Today’s two-level VSIs can 
operate in a wide range of the regulated output 
voltage and its frequency. Basically, the major 
advantage of the two-level VSI is its uncomplicated 
arrangement of the switches and therefore the 
control strategies are accordingly simple [1]. 
However, due to its six-switch topology, the 
stresses on the individual switches are very high 
because of the basic general VSI requirement of a 
high dc-bus voltage. Therefore, the multi-level 
inverters, such as a three-level neutral point 
clamped VSI [2], are attracted to solve this 
problem. Even though this inverter type reduces 
the voltage rating of the switch and affects a further 
reduction in the electromagnetic interference (EMI), 
it is the greater number of switches that ultimately 
leads to an increase in the switching losses and 
complicated control implementation. Apart from 
thus, it possibly also results in the dc-bus 
unbalancing. 
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To overcome some of the drawbacks of the 
standard two-level VSI and the existing multi-level 
inverter issues, a nine-switch converter topology 
composed of three legs with a series of three 
switches in each leg was previously introduced in 
[3] and [4]. It can indeed be an ac-dc-ac converter 
instead of the rectifier-inverter system [5]-[7] and a 
dc-ac converter with dual-set output terminals [8]-
[11]. Herein, a configuration of the three-phase 
nine-switch VSI, called nine-switch inverter in short, 
is especially regarded, as shown in Fig. 1, due to 
the fact that it independently produces the two 
symmetrical ac output voltages based on the single 
output of the two-level VSI. For this reason, the 
operations of the nine-switch inverter are classified 
into two modes: 1) constant frequency mode (CF-
mode), mostly used in the required constant 
frequency ac load systems, such as uninterruptible 
power supplies (UPS) and utility interfaces; and 2) 
variable frequency mode (VF-mode) that produces 
the necessary variations in the frequency of the ac 
output for applications where the speed of an 
induction motor needs to be regulated, such as an 
adjustable speed drive (ASD) system. Moreover, 
the nine-switch inverter can achieve the reduction 
of the switch components from the multi-level 
inverters [12] and [13] including a devoid 
unbalancing of the dc-bus. However, the harmonics 
of the nine-switch inverter are more than that of the 
multi-level inverter, due to the increased voltage 
levels in the multi-level inverter claimed in [14], 
whereas its quality improvement will depend on the 
control strategies. 
Several alternative control methods have been 
proposed for the nine-switch inverter. A part of 
these, a pulse width modulation (PWM) method 
employs a high-frequency switching technique to 
give                      smooth                    output                    voltages                    and                    reduce                    the 
 
Fig. 1. Nine-switch inverter schematic using level- 
and phase-shift duty-cycle modulations. 
 
harmonics. A space vector modulation was 
developed to a 15.5% higher output than that of the 
sinusoidal PWM (SPWM) [15] and [16]. However, 
its control ability depends on the arrangement of 
the switches and the voltage level. 
This leads to complications in the generation  
of switching functions. In order to reduce the  
control complexity, a carrier-based space vector  
PWM (SVPWM) was proposed in [17] and [18]. 
Unfortunately, it needs to inject the ac and dc 
components for the executed SVPWM method of 
the nine-switch inverter, leading to some drawbacks 
with the nine-switch inverter. These are the dc 
voltage short-circuit, but it is solved by the inserting 
deadtime into the gate pulses of the switches, and 
the distortion of the output voltage generated by the 
cross-over of the duty-cycle modulating signals, 
due to its existing shifted phase and shifted level of 
the ac and dc components, respectively. 
In this paper, the main focus is to design the 
injection of the ac and dc components for controlling 
the duty-cycle modulating signals in order to avoid 
the major drawback of output voltage distortion. The 
proposed level-shift technique and the phase-shift 
technique, for the generation of gate-driven signals, 
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are selected to solve this problem for both VF- and 
CF-mode, as shown in Fig. 1. Therefore, the 
switches operation and the carrier-based SVPWM 
method of the nine-switch inverter are described in 
Section 2. And then, the analyzed mathematical 
modulation for the proposed level-shift technique 
and the phase-shift technique are performed in 
Section 3. Section 4 shows the simulation results to 
verify the dual-modulation techniques by the ASD 
(for VF-mode) cooperated with the UPS (for CF-
mode) operation. Section 5 compares the 
performances of the dual-modulation techniques to 
evaluate their feasible attributes. Finally, Section 6 
presents the conclusion of this paper. 
 
2. Principle of Nine-switch Inverter Operation 
As shown in Fig. 1, the nine-switch inverter is 
built-up of only nine switches, which is classified 
into two standard two-level VSIs with three 
common middle switches. Where the upper and 
lower inverters are composed of six switches. 
Considered to each leg, illustrated in phase A, it 
has three switching states per phase, as listed in 
Table 1 and shown in Fig. 2. It is evident that two 
switches of each state are turned on while the 
other one is turned off. Also, it can be explicitly 
explained as follows: 
State [P] denotes that the top and middle 
switches are turned on but the bottom switch is 
turned off. The upper inverter phase voltage ANv , 
for terminal A  respected to negative dc-bus ( N ), 
and the lower inverter phase voltage UNv , for 
terminal U  respected to N , equal to the dc-link 
voltage ( dcV ). 
State [O] denotes that the middle and bottom 
switches are turned on but the top switch is turned 
off. It can be seen that the voltages at terminal A  
and U  are directly connected to N . Hence, the 
phase voltages ANv  and UNv  are zero. 
   
                                                                  
Fig. 2. Schematics description of the switching 
states for leg A. (a) State [P]. (b) State [O]. 
(c) State [N]. 
 
Table 1. Switching states per phase for leg A of 
nine-switch inverter 
States Switching- state On-state ANv  UVv  
[P] 1 1 0 HAS , MAS  dcV  dcV  
[O] 0 1 1 MAS , LAS  0  0  
[N] 1 0 1 HAS , LAS  dcV  0  
 
State [N] denotes that the top and bottom 
switches are turned on but the middle switch is 
turned off. Therefore, the voltage at terminal A  is 
connected to positive dc-bus ( P ) so that the ANv  
equals to the dcV . In contrast, the voltage at 
terminal U  is connected to N , leading to the zero 
in the UNv . 
With the switching states per phase for leg A, 
the switching states for leg B and C are the same 
configuration as leg A, whereas they will be phase 
shifted by 2 3  and 2 3  radians, respectively. 
As a consequence, the nine-switch inverter is 
characterized by 27 switching mode configurations, 
as summarized in Fig. 3. Based on the output 
voltage sequence, it can be divided into eight 
groups for the upper and lower inverters, as listed 
in Table 2. Where the zero-mode for the switching 
states [P P P], [O O O], and [N N N] supply the null 
line-to-line          output          voltages          of                the               upper            and        lower 
(a) (b) (c) 
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Fig. 3. Switching mode 1 to 27 combination for three-phase leg of the nine-switch inverter. 
 
Table 2. Switching modes of nine-switch inverter 
Upper Inverter 
Switching modes Phase voltage 
( , ,AN BN CNv v v ) 
Line-to-line voltage 
( , ,AB BC CAv v v ) 
1,3,7,9,19,21,25,27  dcV , dcV , dcV  0 , 0 , 0  
2,8,20,26   dcV , dcV , 0  0 , dcV , dcV  
4,6,22,24   dcV , 0 , dcV  dcV , dcV , 0  
10,12,16,18   0 , dcV , dcV  dcV , 0 , dcV  
5,23   dcV , 0 , 0  dcV , 0 , dcV  
11,17   0 , dcV , 0  dcV , dcV , 0  
13,15   0 , 0 , dcV  0 , dcV , dcV  
14   0 , 0 , 0  0 , 0 , 0  
 
Lower Inverter 
Switching modes Phase voltage 
( , ,UN VN WNv v v ) 
Line-to-line voltage 
( , ,UV VW WUv v v ) 
1 dcV , dcV , dcV  0 , 0 , 0  
2,3  dcV , dcV , 0  0 , dcV , dcV  
4,7  dcV , 0 , dcV  dcV , dcV , 0  
10,19  0 , dcV , dcV  dcV , 0 , dcV  
5,6,8,9  dcV , 0 , 0  dcV , 0 , dcV  
11,12,20,21  0 , dcV , 0  dcV , dcV , 0  
13,16,22,25  0 , 0 , dcV  0 , dcV , dcV  
14,15,17,18,23,24,26,27  0 , 0 , 0  0 , 0 , 0  
 
 
inverters. In addition, it can be observed that there 
are phase voltages of the upper and lower inverters 
specified as two output voltage levels, 0  and dcV , 
on each phase leg. Consequently, the line-to-line 
voltages identify to the three output voltage levels, 
dcV , 0 , and dcV , which is given by 
AB AN BNv v v   (for example). 
 
The nine-switch inverter operating includes of 
two modes, VF- and CF-mode operations. These 
operations can be controlled by the carried-based 
PWM strategy, as shown in Fig. 4 and Fig. 5 (for 
phase A). The VF-mode PWM control in Fig. 4(a) 
and 5(a) is established by the variable frequencies 
and amplitudes of the upper and lower duty-cycle 
modulating signals, ** ,MH Ad  and ** ,ML Ud , for the ASD 
controls of the upper and lower inverters, 
respectively. For the CF-mode, the frequencies of 
the upper and lower duty-cycle modulating signals 
are fixed, as shown in Fig. 4(b) and 5(b). Where 
the switch signals HAS  and LAS , for the top and 
bottom switches, are generated by the dual duty-
cycle modulating signals compared with a high-
frequency carrier, and then enter to the exclusive 
or logically processing to the further switch signal 
MAS  generated for the middle switch. However, the 
cross-over of the dual duty-cycle signals is a cause 
of the output voltage distortion, which can be 
solved by the modulation techniques mentioned in 
Section 3. 
 
3. Duty-cycle Modulation Schemes 
In the nine-switch inverter using the standard 
continuous space vector duty-cycle modulation, the 
sinusoidal reference signals are injected by the ac 
and the dc components. Therefore, the three-phase 
sinusoidal reference signals * ,H jv  and * ,L kv  of the 
upper                                                                           and                                                                          lower                                                                          space                                                                             vector                                                                             duty-cycle 
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Fig. 4. SVPWM of the phase-shift duty-cycle 
modulation technique. (a) VF-mode. (b) CF-mode. 
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Fig. 5. SVPWM of the level-shift duty-cycle 
modulation technique. (a) VF-mode. (b) CF-mode. 
 
modulating signals for the upper and lower 
inverters, respectively, are given as 
 
*
, ,1sin(2 )H j H H j Hv M f     , (1) 
*
, ,1sin(2 )L k L L k Lv M f     , (2) 
 
where HM , LM  are the modulation indices, 
,1Hf , ,1Lf  are the fundamental frequencies, H , L  
are the phase-shift angles, j , k  are the phase 
angles ( A , 0U  , B , 2 3V   , C , 2 3W   
radians), and j A , B ,C  and k U ,V ,W  are the 
phases to neutral of the three-phase sinusoidal 
reference signals * ,H jv  and * ,L kv , respectively. 
The injections * ,H Injv  and * ,L Injv  for the three-
phase sinusoidal reference signals * ,H jv  and * ,L kv , 
respectively, are introduced as 
 
 
* *
, ,*
,
max( ) min( ) 31
2 2
H j H j
H Inj H
v v
v M
              
, 
 
(3) 
 
 
      
* *
, ,*
,
max( ) min( ) 31
2 2
L k L k
L Inj L
v v
v M
              
, 
 
(4) 
where * ,0Hv , * ,0Lv  are the ac components, which are 
the zero-sequence signals, * ,offset HV , * ,offset LV  are the 
dc components, which are the dc offset signals, 
injected into the * ,H jv  and * ,L kv . 
Here, the three-phase space vector duty-cycle 
modulating signals based on time domain are 
expressed as 
 
** * *
, , ,MH j H j H Injd v v  , (5) 
** * *
, , ,ML k L k L Injd v v  , (6) 
 
where ** ,MH jd , ** ,ML kd  are the three-phase upper and 
lower duty-cycle modulating signals for the upper 
and lower inverter controls, respectively. 
Additionally, the fundamental output voltage of 
the nine-switch inverter can be obtained by 
 
,1( ) ,
6
4LL rms H L dc
V M V , (7) 
 
where ,1( )LL rmsV  is the fundamental line-to-line output 
voltage (rms) of the upper or lower inverter, ,H LM  
is the modulation index of the ** ,MH jd  or ** ,ML kd  in 
*
,0Hv  * ,offset HV  
*
,0Lv  * ,offset LV  
(a) 
(b) 
(a) 
(b) 
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the linear modulation range of 0 to 2 3 , which is 
expanded by 15.5% from the SPWM scheme, 
within the range of 0  to 1 . Specifically, in order to 
avoid the distortion of the output voltage caused by 
the cross-over of the ** ,MH jd  and ** ,ML kd , the 
injections of ac and dc components are then 
designed. 
3.1 Phase-shift Duty-cycle Modulation 
In the existing ac components * ,0Hv , * ,0Lv , the 
**
,MH jd  and ** ,ML kd  can possibly be cross-over when 
the ac components are phase shifted. Therefore, it 
can be designed on the phase-shift angles 
constraint, as defined in Table 3. As a 
consequence, the phase-shift duty-cycle 
configuration is illustrated in Fig. 4 for both VF- and 
CF-mode operations. 
 
Table 3. Phase-shift duty-cycle modulation 
technique 
Conditions Ac component injection design * *,0 ,0,H Lv v  
CF-
mode 
H LM M  
0 360H L       2 3H LM M   
0H L     2 3H LM M   
H LM M  
0 360H L       1 3H LM M   
0H L     1 3H LM M   
VF-mode 2 3H LM M   
 
It can be seen that this technique can avoid 
the cross-over of the duty-cycle modulating signals 
for the VF-mode (see Fig. 4(a)) and CF-mode (see 
Fig. 4(b)); however, its modulation indices are 
limited. This leads to a further down-scaling of the 
output voltage of both upper and lower inverters 
obtained from (7). 
3.2 Proposed Level-shift Duty-cycle Modulation 
Similarly, as shown in Fig. 5, the proposed 
level-shift technique is identified to avoid the 
previously mentioned drawback by regarding the 
optimal shifting level of the dc components 
*
,offset HV , * ,offset LV . Therefore, the design level-shift of 
the dc component injection is expressed in Table 4. 
Table 4. Level-shift duty-cycle modulation 
technique 
 
Conditions 
Dc component injection design 
* *
, ,,offset H offset LV V  
CF-
mode 
H LM M  
*
, 0offset HV   
 
0 , 2 3H LM M 
 
*
, ( ) ( 3 2)offset L H LV M M    
H LM M  
*
, ( ) ( 3 2)offset H L HV M M    
*
, 0offset LV   
VF-
mode 
H LM M  
*
, 0offset HV    
2 2 3H LM M 
 
*
, ( ) ( 3 2)offset L H LV M M    
H LM M  
*
, ( ) ( 3 2)offset H H LV M M     
2 2 3H LM M 
 
*
, 0offset LV   
 
In this technique, the lower modulation index in 
Fig. 5(a) is half of the phase-shift technique in  
Fig. 4(a). This is a very low value for the VF-mode. 
Therefore, it is particularly suitable for the CF-
mode, as shown in Fig. 5(b), and the modulation 
indices of the duty-cycle modulating signals can 
expand to a higher value than that of the phase-
shift technique in Fig. 4(b) without them crossing-
over each other, due only to the dc component 
injection design of this technique. Note that, the 
higher modulation index is of the regular supply to 
the inverter for the ASD (VF-mode) and the lower 
modulation index supply to the inverter with the 
standalone load for the UPS (CF-mode), as verified 
in Section 4. 
 
4. Results 
The performance of the proposed level-shift 
duty-cycle modulation in comparison to the phase-
shift duty-cycle modulation for the nine-switch 
inverter was verified using a simulation in the 
MATLAB/Simulink environment, as the block 
diagram shown in Fig. 6. The nine-switch inverter 
was designed for the VF-mode (ASD) cooperated 
with the CF-mode (UPS) with the rated power at 
4.7 kW, the dc-link voltage dcV = 600 V, and the 
switching                 frequency               swf = 7.5 kHz.              With                 the                 ASD, 
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,12 Hf v f
HM
,12 Hf t
**
,MH jd
,12 Lf
LM
,12 Lf t
**
,ML kd


 
Fig. 6. Nine-switch inverter using the level- and 
phase-shift techniques block diagram for load 1 
with VF-mode and load 2 with CF-mode. 
 
the upper inverter was driven for the induction 
motor, where its ratings are 1/2 hp, 400 V(rms),  
50 Hz, 1.05 A(rms), 2.6 N m , 1360 rpm and its 
parameters are set as shown in Table 5, using the 
standard open-loop v f  control. With the UPS for 
208 V(rms), 60 Hz, the lower inverter was 
connected to the standalone inductive load  
Z = 40+j7.54  . 
Simulation results of the phase-shift duty-cycle 
modulation are shown in Fig. 7(a), 8(a), and 9(a). 
Fig. 7(a) shows the dynamic outputs responses of 
the upper and lower inverters. In terms of the duty-
cycle modulating signals for the upper and lower 
inverters ( ** ,MH Ad  and ** ,ML Ud ), for the top, the 
frequency ,1Hf  of the upper duty-cycle modulating 
signal ( ** ,MH Ad ) is increased by a step command, 
whereas the frequency ,1Lf  of the lower duty-cycle 
modulating signal ( ** ,ML Ud ) is kept constant at  
60 H. For the upper inverter’s output,  in       the        middle, 
Table 5. Induction motor parameters 
 
Motor Parameters Values 
Stator winding resistance ( sR ) 30        
Rotor winding resistance ( rR ) 31.49        
Stator leakage inductance ( lsL ) 0.0942      H  
Rotor leakage inductance ( lrL ) 0.0942      H  
Magnetizing inductance ( mL ) 1      H  
Moment of inertia ( J ) 0.0028 2kg m  
 
the fundamental frequency ,1Hf  is initially 25 Hz 
and it is stepped to 40 Hz at 1.4 sec, according to 
the ** ,MH Ad . Therefore, the rotor speed ( rn ) is 
brought from 672 rpm to 1128 rpm with a constant 
load torque. It is obvious that the phase current Ai  
has a smooth transition and a constant magnitude 
in steady-state, due to a keeping motor flux 
constant of v f  control. Accordingly, the output 
response of the lower inverter, for the bottom, 
keeps its fundamental frequency ,1Lf  constant at 
60 Hz while the magnitude of the phase current Ui  
is stepped down at 1.4 sec according to a high-
speed motor control of the upper inverter. During a 
steady-state of the ,1Hf  at 25 Hz, the harmonics in 
the line-to-line output voltage of the upper inverter 
( ABv ) are the same manner as the line-to-line 
output voltage of the lower inverter ( UVv ), as 
shown in Fig. 8(a), whereas the bandwidth of the 
ABv  is narrower than that of the UVv . As the same 
modulation indices of the ** ,MH Ad  and ** ,ML Ud  
( HM = LM = 0.577), the fundamental output voltage 
components and the vTHD  of the ABv  and UVv  
are identical. It is evident that the lower inverter is 
suitable for 208 V(rms), 60 Hz system. On the 
other hand, in the period when the ,1Hf  is 40 Hz, 
the fundamental output voltage ,1UVV  decreases to 
84.92 V(rms) and its vTHD  is around 216.18% 
due to a further reduction in the LM , as shown in 
Fig. 9(a). 
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Fig. 7. Simulation results for dynamic output responses of the upper and lower inverters with the open-loop 
v f  control for the frequency variation of the upper duty-cycle modulating signal ( ,1Hf ) from 25 Hz to 40 Hz 
and the constant frequency of the lower duty-cycle modulating signal ( ,1Lf ) at 60 Hz. 
 
,1
ABV
,1
U
V
V
v i
Fundamental (25 Hz) = 211.85 V(rms),
THD =119.28% (THD =1.88%)
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Fundamental (60 Hz) = 212.20 V(rms),
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THD =118.31%  (THD =1.12%)
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Fig. 8. Simulation harmonic content for the line-to-line output voltages in the steady-state of the upper and 
lower inverters in the period of the fundamental frequency of the upper inverter output ( ,1Hf ) is 25 Hz, during 
the fundamental frequency of the lower inverter output ( ,1Lf ) at 60 Hz. 
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Fig. 9. Simulation harmonic content for the line-to-line output voltages in the steady-state of the upper and 
lower inverters in the period of the fundamental frequency of the upper inverter output ( ,1Hf ) is 40 Hz, during 
the constant fundamental frequency of the lower inverter output ( ,1Lf ) at 60 Hz. 
(a) Phase-shift duty-cycle modulation (b) Level-shift duty-cycle modulation 
(a) Phase-shift duty-cycle modulation (b) Level-shift duty-cycle modulation 
(a) Phase-shift duty-cycle modulation (b) Level-shift duty-cycle modulation 
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Resulting in the proposed level-shift technique 
as shown in Fig. 7(b), the ** ,MH Ad  appears centrally 
as a typical space vector duty-cycle without the dc 
offset ( ,offset HV = 0) and its frequency ,1Hf  variation 
is the same condition as the phase-shift case. 
Since this technique, the modulation index of the 
**
,ML Ud  is reduced to half of the phase-shift 
technique. Consequently, the outputs of the upper 
and lower inverters have the same dynamic 
responses as shown in Fig. 7(a), except that the 
phase current Ui  magnitude decreases to one-half. 
In a steady-state for interval of the ,1Hf  is 25 Hz, 
the fundamental output voltage ,1ABV  and the 
vTHD  resultants of the ABv  in Fig. 8(b) are 
identical to that of Fig. 8(a). However, the high-
order harmonics at 1fm   and 2 2fm   are 
eliminated. This leads to a slight better quality of 
the phase current Ai  compared with the phase-shift 
technique, with the same load inductance filter. For 
the UVv  of the lower inverter, the fundamental  
output voltage ,1UVV  reduces from Fig. 8(a) to 
106.00 V(rms) and its vTHD  is increased to 
190.76%. Then, with the high-speed motor control 
(Fig. 9(b)), the fundamental output voltage ,1UVV  is 
only 42.41 V(rms), which is a half of that in Fig. 9(a). 
Note that, dual modulation techniques can 
achieve the stable output voltage and good 
accordance to the theoretical principle, whereas the 
lower inverter results in a very low output voltage 
for the standalone load along with the high-speed 
motor control of the upper inverter. It is the only 
drawback of dual techniques for this application. 
However, this can be solved by boosting the dc-link 
voltage ( dcV ), as presented in [19]. 
 
5. Comparison of Duty-cycle Modulation 
Schemes 
Subsequently, in order to evaluate the 
performances         of         the         proposed         level-shift        technique 
Table 6. Comparison results of level- and phase-
shift techniques 
Comparison 
Low-speed  
rn = 672 rpm 
High-speed  
rn = 1128 rpm 
Phase-
shift 
Level-
shift 
Phase-
shift 
Level-
shift 
,1ABV  (V(rms)) 211.85 212.13 339.34 339.41 
vTHD  of ABv  119.28% 118.31% 49.05% 58.49% 
iTHD  of Ai  1.88% 1.12% 0.69% 0.74% 
,1UVV  (V(rms)) 212.20* 106.00 84.92* 42.41 
vTHD  of UVv  119.22%* 190.76% 216.18%* 304.74% 
iTHD  of Ui  4.14%* 5.94% 6.31%* 7.05% 
 *Better object 
 
and the phase-shift technique, a comparison 
between both methods is introduced in Table 6. In 
terms of the upper inverter for the ASD, it points 
out that the dual-modulation techniques results are 
almost similar at both low-speed ( rn = 672 rpm) and 
high-speed ( rn = 1128 rpm) motor controls, unless 
the current harmonic content obtained by the 
proposed technique at a low-speed control would 
be slightly better than that of the phase-shift 
technique. However, it is opposite for a high-speed 
control. In fact, the motor current is close to 
sinusoidal waveform so that it is of insignificant 
attractiveness. With the lower inverter for a UPS, the 
proposed level-shift modulation provides the lower 
fundamental output voltage ,1UVV  of 50% compared 
to the phase-shift technique. Beyond this, the dual 
techniques display the very low output voltage ,1UVV  
at high-speed motor control by the upper inverter. 
Based on the comparison analysis of dual-
modulation performances given in this section, the 
features and drawback for the phase-shift and the 
proposed level-shift duty-cycle modulations with the 
proposed application are summarized in Table 7. It 
can be confirm that the dual-modulation techniques 
for the upper inverter are in a good performance 
agreement for ASD in an induction motor. For the 
lower  inverter, the phase-shift technique is available 
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Table 7. Attributes of level- and phase-shift 
techniques 
Features Phase-shift Level-shift 
Designed definition Ac 
component 
Dc 
component 
ASD for upper 
inverter 
rn  672 rpm     
rn  672 rpm     
UPS (208 V, 60 Hz) 
for lower inverter 
rn  672 rpm     
rn  672 rpm     
 = Feasible. 
 
for the UPS in 208 V, 60 Hz system with the low-
speed motor drive ( rn   672 rpm) of the employed 
600 V dc-link voltage. Here, it can be observed that 
the proposed level-shift performance is unfeasible. 
Furthermore, it is unworkable with high-speed 
motor drive ( rn  672 rpm) for the dual techniques. 
However, it can boost the dc-link voltage for a 
higher output voltage, especially as the proposed 
level-shift technique, which requires twice as much 
as the phase-shift technique. 
 
6. Conclusion 
In this paper, the proposed level-shift duty-
cycle modulation and the phase-shift duty-cycle 
modulation, using the standard continuous SVPWM 
algorithm applied to the nine-switch inverter, have 
been presented and compared for an adaptive 
combination of nine-switch inverter applications. An 
integrated dual control strategy was synthesized 
based on the mathematical analysis of the ac 
component design for the phase-shift technique 
and the dc component design for the proposed 
technique to prevent the cross-over of the duty-
cycle signals, which effects to the output voltage 
distortion. As a result, the ASD for upper inverter 
obtained by the dual techniques achieve good 
dynamic response to regulate from low-speed to 
high-speed by an open-loop v f  control. With the 
standalone load for lower inverter, the phase-shift 
technique is suitable for a UPS of 208 V, 60 Hz 
system for low-speed control of the upper inverter 
and the 600 V dc voltage while the proposed 
technique resulted in 50% less than that of the 
phase-shift technique. In fact, this leads to the very 
low output voltage obtained from the dual 
techniques for the high-speed control, but it can be 
increased by boosting the dc voltage. 
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